|
|
|
|
|
|
 |
 |
| Berkeley Analog Inc. |
| |
Berkeley Analog»ç´Â ¹Ì±¹ »êÈ£¼¼¿¡ À§Ä¡ÇÑ Analog IP ȸ»ç·Î 2006³â ¼³¸³µÇ¾ú½À´Ï´Ù.
PLL, ADC, Power Management IP¿¡ focusÇϰí ÀÖÀ¸¸ç, Custom IP °³¹ß/Áö¿ø¿¡ Æ¯ÈµÈ ¼ºñ½º¸¦ °í°´µé¿¡°Ô Áö¿øÇϰí ÀÖ½À´Ï´Ù.
ƯÈ÷ standard Analog IP »Ó¸¸ ¾Æ´Ï¶ó, °í°´ ¿ä±¸ »çÇ׿¡ ¸ÂÃá custom IP °³¹ßÀ» ÁÖ¿ä business model·Î °¡Áö°í ÀÖ¾î °í°´ÀÇ SoC¿¡ ÃÖÀûÈµÈ SolutionÀ» Á¦°øÇϰí ÀÖ½À´Ï´Ù. |
|
| |
 |
|
PLL, Click / Data Recovery |
| |
- Analog PLL (VCO up to 10GHz @65nm). All Digital PLL (ADPLL),
- Spread-Spectrum, Frational-N PLL, DLL, VCXO, Xtal OSC |
ADC : High-Speed Nyquist - Rate, e.g. |
| |
- 205MSPS 12-bit : LCD TV, LCD Monitor
- 600MHz 14-bit : Mobile TV
|
ADC : High - Resolution, Low -Power ¢²¡â, e.g. |
| |
- 96KSPS 24-bit : Stereo Audio
- 32/44,1/48KSPS 16-bit : Stereo Audio
|
PMIC : DC - DC / LDO |
| |
- 10A Multi-phase Step-down DC-DC
- Ultra-fast on-chip LDOs for DSP & Cell Phines |
|
|
| |
 |
|
| Analog IP & IC |
Part Number |
Description |
Node |
Fab |
Status |
Applications |
| ADC |
AD-315M 10b-65nm |
315/205MSPS, 10-bit, Video ADC (Analog Flat Panel Interface) |
65nm |
UMC |
Design Done |
LCD Monitor |
| AD-170M 12b-65nm |
170MSPS, 12-bit, Video ADC (Analog Flat Panel Interface) |
65nm |
UMC |
Design Done |
LCD TV |
| AD-600M 14b-65nm |
600MHz, 14-bit, Low IF, Wideband ADC |
65nm |
TSMC |
In Design |
Mobile TV |
| Audio Codec |
CODEC C-1618 |
16-Bit, Low-Power Stereo Audio CODEC With Microphone Bias |
0.13u |
TSMC |
In Design |
General Purpose |
| PLL / Clock |
PLL-SSDS-756M-90nm |
756MHz Spread Spectrum, Deskew PLL for LVDS |
90nm |
TSMC |
Silicon Proven |
LVDS, LCD T-Con |
| PLL-SSDS-750M-130nm |
700MHz Spread Spectrum, Deskew PLL
for LVDS |
0.13u |
TSMC |
Silicon Proven |
LVDS, LCD T-Con |
| PLL-CG-1296M-90nm |
1.296GHz Clock Generator PLL, Low-Jitter, Low-Spur |
90nm |
UMC |
Silicon Proven |
LCD Monitor |
| LVDS, LCD T-Con |
| PLL-SSDS-750M-S130nm |
700MHz Spread Spectrum, Deskew PLL
for LVDS |
0.13u |
Silterra |
GDS2 |
LVDS, LCD T-Con |
| PLL-SSCG_150M-P Cle |
100~150MHz Spread Spectrum PLL for PCI |
0.18u |
TSMC |
In Design |
PCI |
| PLL-DigRF-65nm |
312MHz 6-phase PLL, for 3G Cell Phone DigRF |
65nm |
TSMC |
GDS2 |
DigRF for 3G Cell Phone |
| PLL-Wideband_312M-65nm |
Wideband (12Frequencies) Clock Synthesis PLL, 65nm |
65nm |
TSMC |
GDS2 |
Multiple
Frequency Clock Synthesis |
| XTAL-1296M-90nm |
1.296GHz XTAL Oscillator |
90nm |
UMC |
Silicon Proven |
HDTV and Digital TV |
| VCO_TV-Video_130nm |
VCO for TV Clock Systems |
0.13u |
TSMC |
In Design |
HDTV and Digital TV |
| VCXO-24-to-36M-180nm |
VCXO, ±200ppm Wide Pull Range, 24 to 36MHz, Low Jitter |
0.18u |
TSMC |
Design Done |
HDTV and Digital TV |
3rd Overtone Xtal Oscillator,
114.285MHz |
3rd Overtone Crystal Oscillator, with Feedback Resistor & LC Filter |
0.13u |
CHR |
In Design |
Networking Equipment |
| Power
management |
LDO-RF_RX-230mA-250nm |
230mA Low Noise LDO, for Cell Phone RF Receiver |
0.25u |
VIS |
GDS2 |
Cell Phone RF Receiver |
| LDO-RF_TX-30mA-250nm |
30mA Low Noise LDO, for Cell Phone RG Transmitter(Capless) |
0.25u |
VIS |
In Design |
Cell Phone RF Transimitter |
| SR-Up_Down-600mA-250nm |
2MHz, Dual Mode(PWM/PFM) Buck-Boost Converter
|
0.25u |
VIS |
GDS2 |
Cell Phone, Smart Phone |
| Tranceivers |
XCV_Pgm_LVDS_130nm |
Programmable LVDS / LVPECL / CML / CMOS Tranceiver, 1.2GHz |
0.13u |
CHR |
In Design |
General Purpose |
| Clocking |
BG-1V-65nm |
1V-Supply Sub-Bandgap Reference |
65nm |
TSMC |
Design Done |
PLL, ADC |
| Various SoC |
| POR-101-65nm |
Power-On Reset
|
65nm |
TSMC |
Design Done |
PLL, ADC |
| Various SoC |
|
|
| |
|
|
|
|
|